1. Consider an unpipelined or single-stage processor design like the one discuss

Question

1. Consider an unpipelined or single-stage processor design like the one discussed in slide 4 of lecture 16. At the start of a cycle, a new instruction enters the processor and is processed completely within a single cycle. It takes 2,000 ps to navigate all the circuits in a cycle (including latch overheads). Therefore, for this design to work, the cycle time has to be at least 2,000 pico seconds 1. What is the clock speed of this processor? (5 points) 2. What is the CPI of this processor, assuming that every load/store instruction finds its instruction/data in the instruction or data cache? (5 points) 3. What is the throughput of this processor (in billion instructions per second)? (10 points)

Explanation / Answer

Solution:

1)

The clock speed of the processor is inversely proportional to the cycle time.

So

clock rate = 1/(2000*10^(-12))= 0.5 Ghz

2)

CPI per instruction is 0.5

3)

Throughput=>

1 instruction is taking 2000 picosecond

so the in 1 second 1/(2000*10^-12)= 500000000? instructions

Million instruction per second = 5000 MIPS

I hope this helps if you find any problem. Please comment below. Don't forget to give a thumbs up if you liked it. :)

Related Questions

Navigate

• Browse (All)
• Browse 1
• Subjects

---

---

Integrity-first tutoring: explanations and feedback only — we do not complete graded work. Learn more.