Academic Integrity: tutoring, explanations, and feedback — we don’t complete graded work or submit on a student’s behalf.

I have asked this question several times but keep getting the obvious response i

ID: 3603739 • Letter: I

Question

I have asked this question several times but keep getting the obvious response i can lookup myself online. Trying to look for other ideas to reduce the number of wires from floppy to FPGA from 3 to 1 wire.

working on a floppy music design project, and we intend to use 32 floppies for the design.To control a floppy drive, we need three signals to feed into the floppy drive. The first signal, /STEP, will be a square wave at a certain frequency to play that note. The second signal, /DIR, controls the direction the head moves.The third signal, /EN, turns the floppy drive and it’s LED.

I'm looking for ways to reduce the number of wires required to control the floppies through logical or analog circuitry. will love to reduce the number of wires on each floppy from 3 wires to possibly 2 or 1. This reduction will increase the number of floppies on a microcontroller, thereby minimizing cost of production. I'm looking into the possibilities of using a 555 timer IC or a frequency divider. Any ideas ideas with circuitry will be greatly appreciated.

Basically the FPGA/microcontroller will control which floppy drive will play what note. The reduced wire protocol is an attempt to reduce the number of wires required to control the floppy drive by manipulating the square wave (or possibly other wave) fed to the floppy drive.

can u please draw a better schematic with details on the pin number allocations from the FPGA to the 555 timer, and from the 555 timer to the floppy. Reduced wire protocol is not an IC. it is a name we came up with, which refers to the process or things we have to do to reduce the number of wires into the floppy from 3 to 1. Others ideas are welcomed. Thanks!!!

Computer communicates with the FPGA via serial communication. Inside the serial commands is an ID tag. This ID tag tells the FPGA which pin it should pulse. That pin is connected to one floppy drive. Using the RWP(reduced wire protocol) the floppy will then come to life and play the frequency that the FPGA is feeding it. The computer will read the MIDI file which, yes, will tell which floppy to play and at which frequency, but only in software. We have to convert that software into hardware.

Explanation / Answer

import java.util.*;   public class TreeMapExample {      public static void main(String args[]) {      // Create and populate tree map      Map map = new TreeMap();               map.put(102,"Let us C");      map.put(103, "Operating System");      map.put(101, "Data Communication and Networking");      System.out.println("Values before remove: "+ map);        // Remove value for key 102      map.remove(102);      System.out.println("Values after remove: "+ map);      }       }
Hire Me For All Your Tutoring Needs
Integrity-first tutoring: clear explanations, guidance, and feedback.
Drop an Email at
drjack9650@gmail.com
Chat Now And Get Quote