The classic five-stage pipeline MIPS architecture is used to execute the code fr
ID: 3718122 • Letter: T
Question
The classic five-stage pipeline MIPS architecture is used to execute the code fragments. Assume the followings:
Register write is done in the first half of the clock cycle; register read is performed in the second half of the clock cycle,
Branches are resolved in the second stage of the pipeline and the architecture does not utilize any branch prediction mechanism
Forwarding is fully supported.
Assuming there is no dependence other than one(s) given in the code, show the pipeline diagram.
Clock Cycle à
1
2
3
4
5
6
7
8
9
10
11
12
13
add R1, R2, R3
add R1, R1, R4
add R1, R1, R5
Clock Cycle à
1
2
3
4
5
6
7
8
9
10
11
12
13
add R1, R2, R3
add R1, R1, R4
add R1, R1, R5
Explanation / Answer
Solution:
Clock Cycle à
1
2
3
4
5
6
7
8
9
10
11
12
13
add R1, R2, R3
IF
ID
EX
MEM
WB
add R1, R1, R4
IF
ID
EX
MEM
WB
add R1, R1, R5
IF
ID
EX
MEM
WB
At the cycle 5 and 8 WB, is the write register and ID is the read register
Total number of cycles = 11
I hope this helps if you find any problem. Please comment below. Don't forget to give a thumbs up if you liked it. :)
Clock Cycle à
1
2
3
4
5
6
7
8
9
10
11
12
13
add R1, R2, R3
IF
ID
EX
MEM
WB
add R1, R1, R4
IF
ID
EX
MEM
WB
add R1, R1, R5
IF
ID
EX
MEM
WB
Related Questions
drjack9650@gmail.com
Navigate
Integrity-first tutoring: explanations and feedback only — we do not complete graded work. Learn more.