10. The RTN for the first step in the fetch-decode-execute cycle is: A) MAR PC B
ID: 3590515 • Letter: 1
Question
10. The RTN for the first step in the fetch-decode-execute cycle is: A) MAR PC B) PC PC1 D) IR-MBR 11. During the first pass of an assembler A) instructions are only partially assembled B) the symbol table is only partially completed C) addresses from the symbol table are placed in object code D) external code is merged with the object code 12. During the second pass of an assembler: A) instructions are only partially assembled B) the symbol table is only partially completed C) addresses from the symbol table are placed in object code D) external code is merged with the object code 13. If a system's entire set of microoperations consists of 41 statements, how many bits must be used for its microop code? A) 4 B) 5 C) 6 D)41 14. In h igh-order memory interleaving, the high-order bits of the memory address are used to select the memory bank. T/F 15. While and if statements are examples of conditional branching instructions. T/F 16. In a pure load/store architecture, no instructions other than the load and store instructions are allowed to directly access memory. T/FExplanation / Answer
10. A) MAR -- PC
Above the first step in the fetch-decode-execute cycle.
11. B) Symbol table is only partially completed.
Two pass assembler generally create a symbol table during the first pass.
12. A) Instructions are only partially assembled
In second pass translation from assembly language to machine instructions.
13. D) 41
14. True
In high order interleaving the high order bits of the address are used
15. True
While and if will perform conditional branching.
16. True
Related Questions
Navigate
Integrity-first tutoring: explanations and feedback only — we do not complete graded work. Learn more.