5. [10 points.] [Graduate question] Answer the following questions briefly: (a)

Question

5. [10 points.] [Graduate question] Answer the following questions briefly: (a) Suppose I am transmitting a PCM signal. The sample values of my signal are listed in Table 2 as "original binary code". When I actually transmit a value, I use the “new binary code" instead. What is the benefit of the "new binary code" over the "original binary code"? b) What are the architectural features of FPGAs responsible for greater power consumption tharn ASICs? (c) List primary reason why FPGAs have lower performance, in terms of delay, than ASICs. Original Binary Code11110 101 100 011010 001 000 New Binary Code 110 101 100 000 001 010011 Table 2: Code Table for Question 5

Explanation / Answer

fpga's consume more power as in all Ic they dissipate static and dynamic power .Static power is consumed due to transistor leakage and is dissipated when current leaks from power supply to ground through transistors that are in off state due to sub threshold leakage etc. dynamic power is consumed by toggling nodes as a function of voltage and capacitance and is dissipated when capacitance are charged and discharged during the operation of circuit.

Related Questions

Navigate

• Browse (All)
• Browse 5
• Subjects

---

---

Integrity-first tutoring: explanations and feedback only — we do not complete graded work. Learn more.