The purpose of the clock input to a flip-flop is to (a) clear the device (b) set
ID: 2083051 • Letter: T
Question
The purpose of the clock input to a flip-flop is to (a) clear the device (b) set the device (c) always cause the output to change states (d) cause the output to assume a state dependent the controlling (S-R, J-K, or D) inputs A feature that distinguishes the JK flip-flop from the SR flip-flop is the (a) toggle condition (b) preset input (c) type of clock (d) clear input A JK flip-flop with J=1 and K=1 has a 10KHz clock input. The O output is (a) constantly HIGH (b) constantly LOW (c) a 10KHz square wave (d) a 5kHZ square wave An asynchronous counter differs from a synchronous counter in (a) the number of slates in its sequence (b) the method of clocking (c) the type of flip-flops (d) the value of the modulus If. a sequential counter (the counter which can count number 0 to number 12) must have (a) 13 flip-flops (b) 3 flip-flops (c) 4 flip-flops (d) synchronous clocking For a positive edge-triggered J-K flip-flop with inputs as shown, determine the Q output relative to the clock. Assume that Q starts low.Explanation / Answer
1b. The output of flip-flop is changed on the occurance of either leading or trailing edge of every clock pulse.
Answer:c
1c. In SR flip-flop, the output is either 1 or 0(toggle condition) when the input SR=11
In JK flip-flop, the output is complement of previous output when the input SR=11.
Answer: a
1d. clock duration=1/104=0.1 msec
Here output is changed for every 0.1 msec.
square wave frequency=1/(0.1 msec+0.1 msec)=5kHz
Answer: d
Related Questions
Navigate
Integrity-first tutoring: explanations and feedback only — we do not complete graded work. Learn more.