Academic Integrity: tutoring, explanations, and feedback — we don’t complete graded work or submit on a student’s behalf.

Develop the Boolean equation for the circuit shown below. Determine the output Y

ID: 1813936 • Letter: D

Question

Develop the Boolean equation for the circuit shown below. Determine the output Y in Problem 1 for the input values shown below. Determine the value of the binary number: 101100111010 in the following numbering systems: Decimal Hex Octal Develop the Boolean equation for the circuit shown below. Determine the period of a clock waveform whose frequency is: 500 kHz 4.27 MHz 17 MHz Write the VHDL text file (Entity and Architecture) for a 2-input NAND gate. Write the VHDL text file for a 3-input NOR gate. Write the VHDL text file for the circuit shown below. Develop the look-up-table (LUT) for the circuit shown in Problem 8. Develop the look-up table for the Boolean equation:

Explanation / Answer

sol)

1) 101100111010

decimal = 2048 + 512 + 256 + 32+ 16 +8 +2 = 2874

hexa = 1011 0011 1010 = B 3 A

octal = 101 100 111 010 = 5472


2) y= AB +CD

3)

for each wave form we perfom the operation AB +CD

for exapmple in the first duration A = 0 B = 1, C=0 and D=1 therfore y= 1.0+0.1 = 0

like that in the next duration A = 1 B = 1, C=0 and D=1 therfore y= 1.1+0.0 = 1

like that we compute for all

so i am writing the sequnce of 'y' waveform

0,1,0,0,0,0,1,0,0,0,1,1,0,0

4) y = (a+b+c)' (abc)'

applying Demorgans law

y= (a'.b'.c')(a'+b'+c') = a'.b'c'.a' + a'.b'c'.b' +a'.b'c'.c'

= a'.b'.c'

5) clock period = 1/frequency

for f= 500 k

clock period = 1/500k = 0.002 m sec or 2 micro sec

for f = 4.72MHz

clock period = 1/4.72M =0.21 micro sec

for f = 17MHz

clock period = 1/17M= 0. 058 micro sec